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Trench formation and corner rounding are the key processes to demonstrate high-voltage trench-
based vertical GaN devices. In this work, we developed a damage-free corner rounding technology
combining Tetramethylammonium hydroxide wet etching and piranha clean. By optimizing the
inductively coupled plasma dry etching conditions and applying the rounding technology, two
main trench shapes were demonstrated: flat-bottom rounded trench and tapered-bottom rounded
trench. TCAD simulations were then performed to investigate the impact of trench shapes and
round corners on device blocking capability. GaN trench metal-insulator-semiconductor barrier
Schottky rectifiers with different trench shapes were fabricated and characterized. A breakdown
voltage over 500V was obtained in the device with flat-bottom rounded trenches, compared to
350V in the device with tapered-bottom rounded trenches and 150V in the device with non-
rounded trenches. Both experimental and simulation results support the use of rounded flat-bottom
trenches to fabricate high-voltage GaN trench-based power devices. Published by AIP Publishing.
[http://dx.doi.org/10.1063/1.4983558]
Gallium nitride (GaN)-based devices are excellent can-
didates for high-voltage and high-power applications, due to
the superior physical properties of GaN compared to Si, SiC,
and GaAs. Recently, GaN vertical devices have attracted
increased attention, due to their advantages over GaN lateral
devices, including high breakdown voltage (BV) and current
capability for a given chip size, and superior thermal perfor-
mance.1 Recent demonstrations of high-performance vertical
GaN diodes2–4 and transistors5,6 have made vertical struc-
tures very promising for GaN power devices.
Among the demonstrated vertical GaN power devices,
trench-based structures have achieved the best performance
for advanced Schottky rectifiers and power transistors.
Figure 1 presents the simplified schematics of four trench-
based vertical GaN devices recently reported. The trench
metal-insulator-semiconductor barrier Schottky (TMBS) rec-
tifiers [Fig. 1(a)] utilized the trench structure to shield the
high electric field (E-field) at the Schottky contact and
demonstrated a greatly enhanced reverse blocking character-
istics for Schottky rectifiers.7 The trench fin GaN field-effect
transistors (FETs) [Fig. 1(b)] have sub-micron GaN fins
with all-around gates and achieved normally off operation
without the need for p-GaN.8 The trench metal-oxide-
semiconductor FETs (MOSFETs)6,9–11 [Fig. 1(c)] and trench
current aperture vertical electron transistors (CAVETs)12,13
[Fig. 1(d)] combined the trench structure with MOS or two-
dimensional-electron-gas (2DEG) channels, respectively,
and demonstrated a BV close to 2 kV (Refs. 12 and 14) with
normally off operation.
Trench formation and corner rounding are the key tech-
nologies to demonstrate these high-voltage trench-based verti-
cal GaN devices. As the device peak E-field is typically
located near the trench corners or bottoms, the trench shape
and bottom morphology are determining factors for device
BV. On the other hand, due to the relatively high bond energy
(8.92 eV/atom) of GaN, high ion energy is typically required
in the dry etching for deep trenches, resulting in rough surfa-
ces and sharp corners in the trench. To prevent surface leak-
age and E-field crowding, the sidewall smoothening and
corner rounding are essential.15,16 The conventional corner
rounding process technology for Si and SiC devices typically
requires high temperature (over 1000 C) annealing,15,16
which would deteriorate GaN material quality and device
FIG. 1. Simplified schematics for (a) GaN trench metal-insulator-semicon-
ductor (MIS) barrier Schottky rectifiers, (b) GaN trench fin FETs, (c) GaN
trench MOSFETs, and (d) GaN trench CAVETs (GR represents guard ring
and Diel. represents dielectrics).a)Electronic mail: yhzhang@mit.edu.
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performance. Therefore, the optimization of trench shapes and
the development of a damage-free corner rounding process
are greatly needed for vertical GaN power devices.
In this work, we developed a corner rounding process
by utilizing the Tetramethylammonium hydroxide (TMAH)
wet etching and piranha clean. By varying different dry
etching conditions with the corner rounding technology, we
demonstrated different bottom morphologies in rounded GaN
trenches. Technology computer-aided design (TCAD) simula-
tions were performed to reveal the impact of these trench
shapes on device BV and E-field distributions. GaN TMBS rec-
tifiers with different trench shapes were then fabricated and
characterized. Both experimental and simulation results sug-
gested the rounded flat-bottom trench as an optimized structure
for high-voltage device applications.
The wafer structure used in this work consists of n-
GaN layers grown on 2-in. Si or nþ-GaN substrates. The
trench formation process technology was developed in GaN-
on-Si wafers and trench-based devices were then fabricated
utilizing GaN-on-GaN wafers. The trench structures were
formed in an inductively coupled plasma (ICP) etching sys-
tem. The etching was performed at an ICP power of 150W,
a bias power of 30–75W, a chamber temperature of 40 C
and pressure of 0.6 Pa. Cl2/BCl3 gas combination was used
for the ICP etching with a flow rate of 20 sccm for Cl2 and
different rates (5–20 sccm) for BCl3. The etching utilized
50 nm Ni as hard masks. Compared with conventional oxide
masks, the use of a metal hard mask allows for a much
smoother etch sidewall, due to the lack of oxide edge erosion
under high ion energies.17 In the dry etching, the trench was
not aligned to specific crystalline directions. The width and
depth of the trenches were both around 2lm.
TMAH wet etching (25% concentration) at 85 C for
70min with a following piranha clean for 10min was found
effective in removing the etch damage and rounding the
trench corners. Figures 2(a)–2(c) show the cross-sectional
scanning electron microscopy (SEM) images of the trench
structure right after dry etching [Fig. 2(a)], with a following
TMAH wet etching [Fig. 2(b)], and with an additional piranha
clean [Fig. 2(c)]. The trench right after the dry etching shows
rough surfaces with the sidewall tapered angle being around
70. Due to its anisotropic etching, TMAH preferentially
etches the side slopes and therefore eliminate the surface dam-
age caused by the dry etching.10,17 This surface smoothing is
found to also significantly reduce the surface leakage cur-
rent.17 As shown in Figs. 2(b) and 2(c), the Ni mask residues
produced during the dry etching and TMAH treatment can be
effectively removed by piranha clean. A simple ultrasonic
clean in acetone was unable to remove these residues. The
final rounded trench shows smooth vertical sidewalls and flat
bottom, with a corner rounding radius of about 200 nm. It
should also be noted that in the formation of sub-micron
trenches, we found that the trench structures aligned along
the [1120] direction have smoother surface than those in the
[1100] direction.8 This is due to the different etch rate of
TMAH on GaN along different orientations. This etch rate
difference is typically small, inducing a roughness difference
of 20 nm for a 60-minute hot TMAH treatment. Thus, this
orientation dependence of sidewall smoothness is not signifi-
cant in the formation of micron-sized trenches.
The trench bottom morphology can be controlled by the
dry etching conditions. A less anisotropic dry etching could
enhance the lateral etching, reduce the tapered angle of dry
etching sidewalls, and produce a tapered trench bottom after
the TMAH wet etching. In the Cl2/BCl3 based ICP etching,
the less anisotropic etching can be realized by either reduc-
ing the bias power or increasing the BCl3/Cl2 ratio.
18 As
shown in Figures 2(d)–2(f), the dry etching with lower bias
power and higher BCl3 flow rate produced a pointed trench
bottom; the following TMAH and piranha clean converted
the pointed bottom into a tapered bottom (tapered angle
30) with a rounded bottom corner.
Figure 3 summarizes the rounded trench shapes corre-
sponding to different dry etching conditions, i.e., various
bias powers and BCl3/Cl2 ratios. From Figs. 3(a)–3(c), it can
be shown that for a high bias power, the rounded trench
shape is not sensitive to the BCl3/Cl2 ratio, having flat bot-
toms for different gas ratios. In contrast, for low bias power,
as Figs. 3(d)–3(f) show, the increase in BCl3/Cl2 ratio could
gradually expand the corner regions and the tapered slopes
(tapered angle 30) and finally change the flat bottom into
a tapered one in the rounded trenches.
FIG. 2. Cross-sectional SEM images of the trench structures right after dry etching, with a following TMAH wet etching, and with an additional piranha clean,
for two different conditions of initial dry etching.
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To study the blocking capability of rounded trenches
with different shapes, two-dimensional E-field distribution
was simulated for a trench-based device unit-cell using the
Silvaco ATLAS simulator. The simulation models are similar
to the ones in our previous work.1,19 As shown in Fig. 4, the
unit-cell consists of a 7lm n-GaN (Si: 2 1016 cm3), an
nþ-GaN substrate, and a 250 nm SiNx covering the GaN
trench. Although the simulated unit cell has only a top and a
bottom electrode (e.g., for TMBS rectifiers), the simulated
E-field distribution at a high reverse bias also applies to the
trench-based normally off transistors, when they are in the
off-state with a zero gate bias and large reverse drain biases.
In the unit-cell, three representative trench shapes were simu-
lated: a non-rounded trench [corresponding to Fig. 2(a)], a
rounded trench with a flat bottom [corresponding to Fig. 2(c)]
and a rounded trench with a tapered bottom [corresponding to
Fig. 2(f)], where the rounding radius of all rounded corners
was set as 200 nm and the trench depth was set as 2lm. For
simplicity’s sake, the trench shapes shown in Figs. 2(d) and
2(e) were not simulated, as they can be regarded as transi-
tional structures between the flat-bottom and tapered-bottom
structures. Also, they have more corners than the flat-bottom
or tapered-bottom trenches, which would increase the risk of
E-field crowding and early breakdown. Figure 4 shows the
simulated E-field distribution at a high reverse bias for the
three representative trenches. The non-rounded trench shows
the highest peak E-fields in GaN and dielectrics located
around the sharp corners, while the rounded trench with a flat
bottom shows the lowest peak E-fields. The rounded trench
with a tapered bottom has an E-field crowding at the bottom
rounded corner, indicating an inferior blocking capability to
the rounded trench with a flat bottom.
To experimentally verify the impact of trench shapes on
device blocking characteristics, TMBS rectifiers incorporating
the three representative trench shapes were fabricated. After the
formation of deep trenches in GaN-on-GaN wafers, a 250 nm
SiNx layer was deposited by plasma-enhanced chemical vapor
deposition. Openings were created on the mesa top surfaces,
followed by formation of the top Ni/Au Schottky contact and
bottom Ti/Al Ohmic contact. The mesa width, trench width and
trench depth are all 2lm. Figure 5 shows the representative
reverse I–V characteristics of the three TMBS rectifiers with (a)
non-rounded trench, (b) flat-bottom rounded trench and (c)
tapered-bottom rounded trench, with the etching processes cor-
responding to Figs. 2(a), 2(c), and 2(f), respectively. The device
FIG. 4. Simulated E-field distribution in the top part of a device unit-cell (the bottom electrode, nþ-GaN substrate and a part of n-GaN are not shown), at a reverse
bias of 600V, for three different trench shapes: (a) non-rounded trench, (b) rounded trench with a flat bottom, and (c) rounded trench with a tapered bottom.
FIG. 3. Cross-sectional SEM images of the rounded trench structures corre-
sponding to six different conditions of initial dry etching, with various bias
power and different BCl3/Cl2 flow rate. All the trenches have been rounded
by TMAH treatment and piranha clean. All the trenches have a width of
2lm and a depth of 1–2lm.
FIG. 5. (a) Reverse I-V characteristics of TMBS rectifiers with non-rounded
trenches, rounded flat-bottom trenches and rounded tapered-bottom trenches,
in a semi-log plot. (Inset) Schematic structure of the fabricated GaN TMBS
rectifiers. (b) Reverse I-V characteristics in a log-log plot.
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without the corner rounding process shows high leakage
current and an early breakdown at150V due to the sharp cor-
ners and surface damage within the trenches. The leakage cur-
rent I increases with Vn [Fig. 5(b)], indicating the leakage
mechanism was dominated by the trap-assisted space charge
limited current (SCLC).4,20 The dominant traps are probably
located at the etching sidewalls and their interfaces with dielec-
trics.17 The device with rounded flat-bottom trenches shows the
lowest leakage current and highest BV (500V) among the
three trench structures, which agrees well with the simulation
results. In this device, the leakage current I exhibits a linear rela-
tionship of lnðIÞ / V [Fig. 5(a)], indicating the leakage mecha-
nismwas dominated by variable-range-hopping (VRH) through
dislocations.20 This VRH mechanism was typically found in
vertical GaN pn diodes, where the peak E-field is in the bulk
GaN.20 This indicates that, in the TMBS rectifiers with rounded
flat-bottom trenches, the leakage current is mostly determined
by the peak E-field in bulk GaN rather than dielectrics or dielec-
trics/GaN interfaces. The device with rounded tapered-bottom
trenches shows a medium BV of350V, with a leakage current
mechanism as a combination of trap-assisted SCLC and VRH.
Finally, it should be noted that, with the optimized trench
shapes, further improvement of the blocking capability of
trench structures can be achieved by enhancement of dielectric
quality, insertion of implanted field rings near the trench bot-
toms,7 or introduction of carbon-doped GaN/p-GaN hybrid
blocking layers.12
In conclusion, we developed a damage-free corner
rounding technology combining TMAH wet etching and
piranha clean. By varying dry etching conditions and apply-
ing the corner rounding process, we demonstrated two main
rounded trench shapes: flat-bottom rounded trench and
tapered-bottom rounded trench. TCAD simulation was con-
ducted to investigate the impact of trench shapes on device
blocking capability. GaN TMBS rectifiers were then fabri-
cated and characterized, with a good agreement achieved
between experimental and simulation results. The flat-
bottom rounded trench has been revealed as an optimum
trench shape for high-voltage vertical GaN power devices.
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